In this paper we present our efforts in characterizing and optimizing the influence of a Wafer-Level Packaging (WLP) solution on the electromagnetic behaviour of RF-MEMS devices. 
INTRODUCTION
Packaging has recently been identified as the enabling factor of electronic system performance enhancement and consequently, its technology has gained considerable attention [1] . Concerning MEMS devices, the packaging plays even a more critical role. Indeed, since MEMS devices contain movable parts, like very thin suspended membranes, they need appropriate protection. Factors like shock, moisture and dust particles can partially or totally compromise the proper functionality of such devices. Moreover, when dealing with MEMS for Radio Frequency (RF) applications, additional issues related to the packaging come in [2] . For encapsulation of MEMS structures a protective substrate is usually employed (Wafer-Level Packaging). This additional part introduces parasitic (capacitive and inductive) effects related, for example, to vertical through-wafer vias. In addition, after the wafer-to-wafer bonding, the capping part is very close to the device substrate. Hence, the reduced air gap causes electromagnetic couplings between devices that introduce additional losses and mismatch. Parasitics introduced by the application of the capping part have to be reduced as much as possible in order not to compromise the RF functionality of the packaged MEMS devices.
ANSOFT HFSS
TM VALIDATION Before exploiting Ansoft HFSS TM to optimize the package design with respect to its electromagnetic behavior, this has first to be validated against experimental data. To this purpose, simulated results of capped 50 CPW's and shorts have been compared with measurements. The package fabrication is based on the etching of through-wafer vias subsequently filled with Copper and is provided by the DIMES Technology Centre [3] . In Figures 1 and 2 the measured and simulated S11 and S21 scattering parameters for a capped CPW are compared, showing good agreement. For instance, the offset between the two curves for the reflection parameter (S11) is 5.3 dB at 12 GHz ( Figure 1 ). On the other hand, the offset between the simulated and measured S21 parameter is 0.14 dB at 6 GHz. The CPW is 1350 m long. Signal and ground lines width is 116 m and 300 m respectively and the gap is 65 m. Package thickness is around 280 m and through-vertical vias diameter is 50 m. S-parameters for other packaged CPW's and shorts topologies are similar to the ones shown in previous plots. This confirms Ansoft HFSS TM to be a suitable tool for the accurate prediction of capped structures RF behaviour.
CAPPED LINE PARAMETERIZED MODEL
When dealing with several technology degrees of freedom (DoF's), their parameterization allows for fully automated optimization. In this work, we focus on the parasitics reduction of the package applied to 50 CPW's and shorts instead of actual RF-MEMS devices. This choice is done mainly because the influence of the capping substrate is easily interpretable when applied to structures with a very simple frequency response. Indeed, in this preliminary stage of the packaging process development it would not be useful to focus directly on the cap influence on RF-performances of complete MEMS devices without knowing the general trend of each DoF within reasonable ranges. In the HFSS TM parameterized model, suitable independent variables have been defined in order to describe all the technology DoF's (e.g. via diameter, capping substrate thickness, recess depth etc.). The HFSS TM 3D-view of a capped CPW is shown in The two analyzed DoF's are via diameter and the y-axis distance between signal and ground vias (y offset ) shown in Figure 4 . Via diameter ranges between 5 m and 95 m. The latter value was considered the largest achievable since the signal line is 100 m wide. Furthermore, the y-axis distance between vias is varied from 150 m up to 350 m. This means that the ground vias position varies from one edge of the ground line to the opposite one. The signal pads on the package top-side are chosen with the same width as the capped ground lines. Finally, the frequency is fixed to 5 GHz. The optimization results are shown in Figure 6 . On the xy-plane of the 3D plot via diameter and lateral via distance are reported while on the z-axis the transmission parameter (S21) at 5 GHz is shown. The goal of the optimization is to maximize the S21 value. By observing the plot it is noticed that the lowest values of the transmission parameter correspond to the narrowest via diameter. Running extensive simulations, including all the technology DoF's, the ones that exhibit larger influence on the RF behaviour of various capped CPW geometries are identified. These are listed in Figure 7 together with the qualitative effect of each of them on the additional losses and mismatch. For instance, an increases of the recess depth as well as of the via diameter leads to a reduction of parasitics associated to the package, while increasing the cap height leads to an undesired increase of losses and mismatch. This allows defining appropriate ranges for the package DoF's values to ensure small parasitics. Of course, in defining these guidelines for the optimum design of the capping part, issues related to the technology are also accounted for. For example, the package thinning leads to better RF performance, but a trade-off raises with the mechanical strength of the cap itself. Accounting for this issue, the optimum package height is between 250 m and 300 m. As far as the substrate resistivity of the cap is concerned, various possibilities have been considered also accounting for the wafers available for the fabrication (15 cm and 1, 2, 3, 4 K cm). From Figure 7 , it appears that the use of a High-Resistivity Substrate (HRS) is to be preferred. The choice of the proper HRS value brings-up a possible trade-off between performances and costs. In this respect, since the benefits achieved with very HRS's (3 4 K cm) are not large with respect to the 1 K cm and 2 K cm wafers, the best choice would probably fall between one of the latter two, the use of the 2 K cm being the most reasonable choice. Recess height should be large but not too much according to the mechanical strength of the cap. When a 250-300 m thick package is employed, reasonable recess depth should be around 100 m. Finally, via diameter should be as large as possible (not less than 60-70 m) to reduce the resistance. Also horizontal spacing between signal and ground vias has to be large (more than 250 m) to reduce capacitive couplings. Bumps height must be large (not less than 20-40 m) in order to keep the largest possible gap between device and capping wafers. Finally, non-critical DoF's concerning the package-related parasitics are also identified, like the oxide layer thickness on vias sidewalls, which can be chosen without particular issues. All these considerations are based on the Ansoft HFSS TM results of parametric simulations up to 16 GHz. All the mentioned results have been taken into account in designing an optimized package substrate for RF-MEMS devices which is currently being fabricated.
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SIMULATION OF A CAPPED RF-MEMS VARACTOR As proof of concept a Spectre
© simulation of a packaged RF-MEMS varactor realized in ITC-irst technology [4] is shown in this section. The varactor is based on a central rigid plate with four suspending meander structures anchored at its corners. Meanders are preferred to simple straight beams as they allow both reducing the pull-in voltage and alleviating the effect of material residual stress [5] .
The intrinsic RF-MEMS varactor electromechanical model is defined in Spectre © by assembling together elementary components (i.e. flexible beams and rigid plates) from a model library implemented in VerilogA © language [6] . A 3D-view of the fabricated MEMS varactor obtained by an optical profilometer (Veeco TM WYKO NT1100 DMEMS system) is shown in Figure 8 . Cadence Virtuoso © Schematic of the same structure is reported in Figure 9 . Moreover, a lumped elements network accounting for the parasitics surrounding the intrinsic RF-MEMS varactor (e.g. series inductance and resistance of the input and output lines) is extracted from the collected measured data following a well-known approach in microwave transistor modeling [7] . The complete lumped elements network is shown in Figure 10 , where the intrinsic RF-MEMS varactor of Figure 9 is instantiated with a corresponding symbol. As the losses of the varactor are not included in the MEMS compact model in VerilogA The electromagnetic influence of the package is accounted for by including in the network two S-parameters blocks extracted from simulations. The structure implemented in HFSS TM is a set of three vertical GSG vias through a 2 K cm substrate. Vias are contacted both at the top and bottom ends by short CPW's leading to the two ports (see Figure 11 ). This is done in order not to place the ports directly on vias openings, which would neglect the discontinuities between the CPW's and vertical vias. Via diameter is 70 m while the capping substrate (not shown in Figure 11 ) is 350 m thick. The S-parameters are exported in Touchstone © format and linked in Spectre © to the two blocks shown in Figure 10 . HFSS TM simulation is performed up to 10 GHz as the lumped network accounting for the parasitics has not been extracted beyond this frequency. The intrinsic RF-MEMS varactor together with the lumped elements network is firstly validated against experimental data without including the electromagnetic influence of the package. To this purpose the Smith chart for the simulated and measured transmission parameter (S21) is shown in Figure 12 for a 0 V applied bias (varactor up-state). The good superposition of the two curves proves both the accuracy of the MEMS compact models and the effectiveness of the extracted parasitics network up to 10 GHz.
Spectre S21 parameter (0V) Measured S21 parameter (0V) Figure 11 ) does not show a large influence on the S-parameters. For instance, the offset between the capped and uncapped S11 curves is about 3.6 dB at 6 GHz while, concerning the S21, it is 0.3 dB at 8 GHz. In this example only the effect of vertical vias plus short CPW's is considered, while the influence of the package-to-device wafers vicinity is not accounted for. In a real packaged structure the latter might have a not negligible role. However, we believe the presented approach can be easily generalized to achieve an accurate description also of complete devices. 
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